A processor that has a plurality of instruction slots each of which stores an instruction to be executed in parallel. One of the plurality of instruction slots is a first instruction slot and another a second instruction slot. A special instruction stored in the first instruction slot is executed by a first functional unit that executes instructions stored in the first instruction slot, and a second functional unit that executes instructions stored in the second instruction slot. An instruction stored in the second instruction slot is executed in parallel by a third functional unit that executes instructions stored in the second instruction slot.

 
Web www.patentalert.com

< Method, system, program, and data structures for applying a patch to a computer system

< Method and apparatus for representing and encapsulating active computing environments

> Static compilation of instrumentation code for debugging support

> System and method for managing software upgrades in a distributed computing system

~ 00220