A system and methods for reducing power consumption in a computing device during the execution of a tight loop. When a tight loop is being executed, the data cache, the directory look up unit, and the address translation unit are disabled until a carry-out detector indicates that a new cache line needs to be fetched from the data cache.

 
Web www.patentalert.com

< Symmetric key authenticated encryption schemes

< Circuits and methods for modular exponentiation

> Clock generation for multiple secondary buses of a PCI bridge

> Managing connections to coupling facility structures

~ 00219