In a semiconductor integrated circuit device, thermo-mechanical stresses on the vias can be reduced by introducing a stress relief layer between the vias and a hard dielectric layer that overlies the vias.

 
Web www.patentalert.com

< Method for producing a semiconductor wafer, semiconductor chip, and intermediate semiconductor product

< Semiconductor device having multilevel copper wiring layers and its manufacture method

> Light emitting diode, optical semiconductor element and epoxy resin composition suitable for optical semiconductor element and production methods therefor

> Method and apparatus for tuning a plasma reactor chamber

~ 00217