A circuit and a method are provided for facilitating control of bit lines in preparation for, or during, sense amplification of data signals from thinly capacitively-coupled thyristor ("TCCT")-based memory cells. In accordance with a specific embodiment, a circuit and method are designed, among other things, to effectively minimize power consumption by memory cells and to increase speed and reliability of sense amplification. In another specific embodiment, the circuit and method are directed to TCCT-based memory cells.

 
Web www.patentalert.com

< Memory cell strings

< Nonvolatile memory cell and nonvolatile semiconductor memory device

> EPIR device and semiconductor devices utilizing the same

> Nonvolatile semiconductor memory device

~ 00216