An apparatus and method facilitating memory data access with generic read/write patterns are described. In one embodiment, the method includes the detection, in response to a load instruction, of a cache hit/cache miss of data requested by the load instruction within a re-tiling (RT) cache. When a cache miss is detected, a block of data is loaded into the RT cache according to the load instruction. This block of data will contain the data requested by the load instruction. Once loaded, a non-horizontally sequential access of the data requested by the load instruction is performed from the RT cache. Finally, the data accessed from the RT cache may be stored into a destination data storage device according to the load instruction.

 
Web www.patentalert.com

< Automotive computing systems

< Reader for standards and codes stored in electronic form

> Integrated circuit with multiple microcode ROMs

> Efficient microcode entry access from sequentially addressed portion via non-sequentially addressed portion

~ 00215