Error detection apparatus and methods for dynamic logic are provided. Circuit errors are detected by comparing true and complement signals to ensure they are in fact complementary signals. A pseudocomplement technique is used to implement an adder in which distinct logic cones generate the true and complement carry signals. Other embodiments comprising additional features, such as shared logic cone decomposition, are also provided.

 
Web www.patentalert.com

< Methods for packet filtering including packet invalidation if packet validity determination not timely made

< Method and system for simulating resist and etch edges

> Semiconductor integrated circuit capable of facilitating layout modification

> Method and apparatus for determining scope of content domain

~ 00214