A memory apparatus is configured by obtaining test information for each of group of memory locations within the memory apparatus, compressing the test information to produced compressed test information and, based on the compressed test information, replacing a group of redundant memory circuits respectively associated with the group of memory locations.

 
Web www.patentalert.com

< Content addressable memory with priority-biased error detection sequencing

< Control method and apparatus for testing of multiple processor integrated circuits and other digital systems

> Dynamic scan circuitry for A-phase

> Efficient compression and application of deterministic patterns in a logic BIST architecture

~ 00211