A first dynamic logic circuit has an output node on which a scan value is provided during scan, a second dynamic logic circuit, and one or more third dynamic logic circuits. The first dynamic logic circuit and the second dynamic logic circuit are in a first dynamic phase during functional operation. The third dynamic logic circuits are in a second dynamic phase during functional operation, and an output of the third dynamic circuits is sampled in response to the scan value during scan. In one embodiment, a first clock controls evaluation of the second dynamic logic circuit, and the second clock controls evaluation of the third dynamic logic circuits. The clocks may be generated responsive to a scan clock and/or a scan mode signal to generate at least one evaluate pulse on the first clock and the second clock prior to sampling the output of the third dynamic circuits.

 
Web www.patentalert.com

< Control method and apparatus for testing of multiple processor integrated circuits and other digital systems

< Using data compression for faster testing of embedded memory

> Efficient compression and application of deterministic patterns in a logic BIST architecture

> Circuitry cross-talk analysis with consideration of signal transitions

~ 00211