Depletion-mode ferroelectric transistors are adapted for use as non-volatile memory cells. Various embodiments are described having a diode interposed between the bit line and a source/drain region of the transistor for added margin against read disturb. Various additional embodiments are described having an array architecture such that two memory cells sharing the same bit line also share the same program line. Using this configuration, non-selected cells are readily supplied with gate/source voltages sufficient to maintain the cells in a deactivated state during read and write operations on selected cells.

 
Web www.patentalert.com

< System for controlling an internal combustion engine in a fuel efficient manner

< Ruggedized electronics enclosure

> Method for reading out or in a status from or to a ferroelectrical transistor of a memory cell and memory matrix

> Magnetoresistive random access memory (MRAM) cell having a diode with asymmetrical characteristics

~ 00208