A filter register bank, for example, for a CAN module provides parallel and serial
access. The filter bank comprises a plurality of memory cells arranged in a matrix
of columns and rows, wherein for parallel access all memory cells within a row
are selectable and coupled with a first plurality of bus lines and for serial access
all memory cells within a column are selectable and coupled with a second plurality
of bus lines.