A system for determining a memory read latency includes a memory, a memory read
circuit, and a latency detector. An identifiable pattern of data is written to
at least one location in the memory, and a read request and the address of the
identified pattern are sent to the memory. The latency detector determines a read
latency period based on detecting the identifiable pattern of data.