One embodiment of the present invention provides a system that facilitates avoiding collisions between cache lines containing objects and cache lines containing corresponding object table entries. During operation, the system receives an object identifier for an object, wherein the object identifier is used to address the object in an object-addressed memory hierarchy. The system then applies a mapping function to the object identifier to compute an address for a corresponding object table entry associated with the object, wherein the mapping function ensures that a cache line containing the object table entry does not collide with a cache line containing the object.

 
Web www.patentalert.com

< Method and apparatus for handling memory read return data from different time domains

< Dual-port memory controller for adjusting data access timing

> Decoupling floating point linear address

> High-performance, superscalar-based computer system with out-of-order instruction execution

~ 00202