A processor assisted memory BIST to identify detective memory addresses. The processor generates the address to be tested and the BIST generates the test data used to test the memory. Data is written to an read from memory. The read data is compared with the test data. If a mismatch occurs, the BIST generates an interrupt to identify the processor. Since the processor generated the address, the defective memory address is identified. The defective memory address can subsequently be replaced with redundant memory cells.

 
Web www.patentalert.com

< Phase random access memory with high density

< Nonvolatile ferroelectric memory and control device using the same

> NRAM bit selectable two-device nanotube array

> Magnetic storage apparatus and manufacturing method thereof

~ 00201