The Disclosed is a method of reading a memory device in a page mode. The method includes the steps of inputting a row address for selecting the word line, enabling a corresponding word line by the row address, and reading/restoring the level of the cell node connected to the enabled word line, and disabling the enabled word line and sequentially enabling bit line sense amplifiers connected to the disabled word line to perform a read operation, wherein the disabling of the selected word line is performed after a lapse of a certain time period as much as data of a first cell node can be restored. Therefore, it is possible to reduce current consumption in a read operation of a page mode.

 
Web www.patentalert.com

< Sensor front-end with phase coding capability

< Computer peripheral input system with two input types and method of data communication for the same

> Test circuit and semiconductor integrated circuit effectively carrying out verification of connection of nodes

> Method for connecting gigabit interface converters with serial identification capability into an active two-wire serial bus

~ 00201