A method for analyzing test data for objects on an IC or a wafer is provided. The test data is linked to available layout information about the object under test. Certain objects are selected based on the test data. A representation of the selected objects is placed on a map of the IC or on a map of the wafer. The representation should correspond to the physical location of the object on the IC or wafer. Preferably, the representation comprises one or more polygons that enclose all devices that make up the object.

 
Web www.patentalert.com

< Method and apparatus for identifying universal resource locator rewriting in a distributed data processing system

< Data processing systems and method for batching tasks of the same type in an instruction cache

> On-chip signal state duration measurement and adjustment

> Method and apparatus for linking data in a distributed data processing system
~ 00200