A system and method is disclosed for designing a dynamic circuit in a silicon-on-insulator
(SOI) process comprising the steps of representing the dynamic circuit using at
least one logic circuit, wherein the at least one logic circuit is selected from
a group consisting of: an OR circuit with a DNG field effect transistor (FET),
an OR circuit, and an AND circuit, and wherein the at least one logic circuit is
selected according to body voltage characteristics of each circuit in the group.