Folding systolic architecture for comma-free reed-solomon decoding circuit

   
   

A kind of folding systolic array architecture for a CFRS decoding circuit that applies to a cell search in a wideband code division multiple access system. The invention involves using a systolic array for its decoding circuit and using a kind of folding technology to reduce the area of the systolic array. The systolic array for the decoding circuit comprises an input pattern generator, a processing element array designed in the form of a systolic array and a boundary processing element array. Given the skewed-form output results required by the systolic array and generated by the input pattern generator, the processing element array makes a set of correlating comparisons, and outputs the results of the correlating comparisons to the boundary processing elements, so as to acquire the decoding results required by the CFRS decoding. The results indicate the frame boundary and scrambling code groups of the cell search in a wideband code division multiple access system.

 
Web www.patentalert.com

< Method and apparatus for testing digital circuitry

< Scan method for built-in-self-repair (BISR)

> Fault tolerant scan chain for a parallel processing system

> Circuit design method and computer program product

~ 00199