A system and method for implementing logic changes in integrated circuits (ICs).
In a preferred embodiment, donor logic elements are taken from donator logic paths.
The donated cells are implemented into a logic path altered by an ECO. The donated
cell is replaced by spare cells. Timing analysis is done to ensure all logic paths
are timing closed.
