A multiple processor integrated circuit has a first processor-first level cache
combination powered by a first power terminal, and a second processor-first level
cache combination powered by a second power terminal. There is common circuitry
coupled to each processor-cache combination. In a particular embodiment, the processor-cache
combinations are capable of receiving independently controlled power over the power terminals.
