Permanently on transistor implemented using a double polysilicon layer CMOS process with buried contact

   
   

A permanently-ON MOS transistor comprises silicon source and drain regions of a first conductivity type in a silicon well region of a second conductivity type. A silicon contact region of the first conductivity types is buried in the well region, said contact region contacting said source region and said drain region. A first gate insulating layer is selectively placed over the silicon source and drain regions. A second gate insulating layer is selectively placed over the first gate insulating layer and over the silicon contact region. A polysilicon gate region is placed over the second gate insulating layer.

 
Web www.patentalert.com

< Semiconductor memory device

< Bismuth titanium silicon oxide, bismuth titanium silicon oxide thin film, and method for forming the thin film

> Semiconductor device with gate electrode formed on each of three side surfaces of an active layer, and manufacturing method thereof

> Structure of two-bit mask read-only memory device and fabricating method thereof

~ 00194