Apparatus for high data rate synchronous interface using a delay locked loop to synchronize a clock signal and a method thereof

   
   

A reference signal input of a delay locked loop is connected to receive a reference clock. The delay locked loop provides a drive clock that drives a clock distribution tree. One of the endpoints of the clock distribution tree is connected to a feedback reference of the delay locked loop. By using one the endpoints as a feedback loop to the delay locked loop the signal received at components attached to the endpoints of the distribution tree can be synchronized to the reference input received at the delay locked loop.

 
Web www.patentalert.com

< Setting condition values in a computer

< High speed interface device for reducing power consumption, circuit area and transmitting/receiving a 4 bit data in one clock period

> Pattern generator for semiconductor test system

> Rewriting system for rewriting a memory on a vehicle controller

~ 00193