Sensing of memory integrated circuits

   
   

A memory IC having improved sensing during reads is disclosed. The IC includes the use of first and second reference voltages for sensing to compensate for asymmetry that exists between cells on bitline true and bitline complement. The first reference voltage is used for sensing a cell on bitline true while the second reference voltage is used for sensing a cell on bitline complement.

 
Web www.patentalert.com

< Series memory architecture

< Electromechanical memory array using nanotube ribbons and method for making same

> Semiconductor memory device and method of fabricating the same

> Strobe through differential signaling

~ 00188