The illustrated embodiments relate to reducing variable retention time in dynamic
random access memory (DRAM) integrated circuit devices. Memory cells that comprise
the DRAM device are placed in a reverse bias condition. While under reverse bias,
the DRAM device is maintained at an elevated temperature for a predetermined time.
