Correction of spacing violations between pure fill via areas in a multi-wide object class design layout

   
   

In a Pure Fill Via Area (PFVA) extraction design flow, the extracted PFVAs may violate the minimum via spacing rule with the existing vias and may also violate the minimum via spacing rule among themselves. Such extracted PFVA violations may be corrected in an automatable design flow not requiring user intervention by removing any portion of a PFVA falling within a minimum via spacing rule of an existing via, to form a DRC-clean PFVA relative to existing vias, and removing any portion of a DRC-clean PFVA falling within the minimum via spacing rule of another DRC-clean PFVA.

 
Web www.patentalert.com

< Power modeling methodology for a pipelined processor

< Frameworks for efficient representation of string objects in Java programming environments

> Methods for managing the distribution of client bits to client computers

> Nanometer scale devices

~ 00180