In an embodiment, a pipelined processor may be adapted to process multi-cycle
instructions (MCIs). Results generated in response to non-terminal sub-instructions
may be written to a speculative commit register. When the MCI commits, i.e., a
terminal sub-instruction reaches the WB stage, the value in the speculative commit
register may be written to the architectural register.
