Semiconductor integrated circuit making use of standard cells

   
   

A semiconductor integrated circuit which is capable of being manufactured with a higher packing density and a small-size structure of standard cells is described. In the semiconductor integrated circuit, substrate regions and source regions are shared by adjacent standard cells as well as common contact regions which are located inward displaced respectively from the centers of the substrate regions.

 
Web www.patentalert.com

< Semiconductor device in which occurrence of slips is suppressed

< Semiconductor memory device and fabrication method thereof

> Circuit isolation utilizing MeV implantation

> Methods and configuration to simplify connections between polysilicon layer and diffusion area

~ 00176