Address mapping mechanism for behavioral memory enablement within a data processing system

   
   

A behavioral memory mechanism for performing address mappings within a data processing system is disclosed. The data processing system includes a processor, a real memory, a address converter, and an address translator. The real memory has multiple real address locations, and each of the real address locations is associated with a corresponding one of many virtual address locations. The virtual address locations are divided into two non-overlapping regions, namely, an architecturally visible virtual memory region and a behavioral virtual memory region. The address converter converts an effective address to an architecturally visible virtual address and a behavioral virtual address. The architecturally visible virtual address is utilized to access the architecturally visible virtual memory region of the virtual memory and the behavioral virtual address is utilized to access the behavioral virtual memory region of the virtual memory. The address translator translates the architecturally visible virtual address to a first real address associated with the real memory, and the behavioral virtual address to a second real address associated with the real memory.

 
Web www.patentalert.com

< Hardware assisted lease-based access to memory

< Method and apparatus for using cache coherency locking to facilitate on-line volume expansion in a multi-controller storage system

> Methods and apparatus for performing a memory management technique

> Logical partitioning via hypervisor mediated address translation

~ 00170