Program store compare handling between instruction and operand caches

   
   

A method of supporting programs that include instructions that modify subsequent instructions in a multi-processor system with a central processing unit including an execution unit, and instruction unit and a plurality of caches including a separate instruction and operand cache.

Метод поддерживая программ вклюают инструкции дорабатывают затем инструкции в системе мультипроцессора с процессор процессором включая блок исполнения, и блок инструкции и множественность тайников включая отдельно тайник инструкции и операнда.

 
Web www.patentalert.com

< System and method for industrial controller with an I/O processor using cache memory to optimize exchange of shared data

< Cache memory system allowing concurrent reads and writes to cache lines to increase snoop bandwith

> Line rate buffer using single ported memories for variable length packets

> Segmented distributed memory module cache

~ 00165