A barrier region provided in the active surface of a wafer-level chip scale
package device or chip (WCSP device or chip) to substantially reduce the
amount of photon-generated substrate current that reaches active circuitry
within the active area of the chip.
