Method and apparatus to facilitate self-testing of a system on a chip

   
   

A method and apparatus for providing a system-on-a-chip comprising a processor and a configurable system logic (CSL) including a plurality of banks arranged in an array coupled to the processor. The system on a chip further includes a built-in self test (BIST) mechanism coupled to the CSL to perform tests on the CSL to verify that the banks and interconnections between the banks are functioning properly.

Метод и прибор для обеспечивать систем-на-$$$-OBLOMOK состоя из обработчика и configurable логики системы (CSL) включая множественность кренов аранжировали в блоке соединенном к обработчику. Система на обломоке более дальнейшем вклюает built-in механизм испытания собственной личности (BIST) соединенный к CSL для того чтобы выполнить испытания по CSL для проверки что крены и соединения между кренами действуют правильн.

 
Web www.patentalert.com

< Apparatus and method to identify the maximum operating frequency of a processor

< System and method for automatically analyzing and managing loss factors in test process of semiconductor integrated circuit devices

> Semiconductor integrated circuit device capable of self-testing internal power supply currents provided to internal circuits integrated on chip

> Method and system for inferring fault propagation paths in combinational logic circuit

~ 00162