Fully depleted silicon-on-insulator CMOS logic page

Fully depleted silicon-on-insulator CMOS logic

A extractor implanted region is used in a silicon-on-insulator CMOS memory device. The extractor region is reversed biased to remove minority carriers from the body region of partially depleted memory cells. This causes the body region to be fully depleted without the adverse floating body effects.

Web www.patentalert.com

< Apparatus and method for forming low dielectric constant film

< Direct printing of thin-film conductors using metal-chelate inks

> Vertical nanotube transistor and process for fabricating the same

> Passivated nanoparticles, method of fabrication thereof, and devices incorporating nanoparticles

~ 00150