A system updates a cyclic redundancy check (CRC) value. The system receives
data containing an arbitrary number of valid and invalid portions. The
valid portions are positioned adjacent to one another. The system also
receives a signal representing a quantity of valid portions in the data
and a current CRC value. The system updates the current CRC value using
the data and signal in a single clock cycle.
