Data path calibration and testing mode using a data bus for semiconductor memories

   
   

A method for testing a data path for a semiconductor memory device, in accordance with the present invention, includes providing a semiconductor memory device including a plurality of stages in a data path, and transferring data into the data path. Components are disabled to isolate at least one stage of the plurality of stages such that data written to or read from the at least one stage is available at an output. The data at the output is preferably compared to expected data. Alternately, system level calibration between devices may be performed to ensure proper communication between devices without destroying data in a memory array and making a dynamic data skew calibration possibly while running an application.

 
Web www.patentalert.com

< Television receiver employing V chip system and method of displaying rating information in television receiver employing V chip system

< LP method and apparatus for identifying routes

> Method and system for detecting a hard failure in a memory array

> Method and apparatus for pre-computing and using placement costs within a partitioned region for multiple wiring models

~ 00134