Method and device for address translation for compressed instructions

   
   

A computer system for storing corresponding instruction blocks in a compressed form in a main memory and in an uncompressed form in an instruction cache. The instruction cache line addresses for the uncompressed instruction blocks in the instruction cache have an algebraic correlation to the main memory line addresses for the compressed instruction blocks in the main memory. Preferably, the instruction cache line addresses are proportional to the corresponding main memory line addresses.

 
Web www.patentalert.com

< Virus scanning on thin client devices using programmable assembly language

< Computer-based patient recording system

> Modifying program execution based on profiling

> Method and apparatus for detecting pipeline address conflict using compare of byte addresses

~ 00126