Method and device for address translation for compressed instructions

   
   

A computer system for storing corresponding instruction blocks in a compressed form in a main memory and in an uncompressed form in an instruction cache. The instruction cache line addresses for the uncompressed instruction blocks in the instruction cache have an algebraic correlation to the main memory line addresses for the compressed instruction blocks in the main memory. Preferably, the instruction cache line addresses are proportional to the corresponding main memory line addresses.

 
Web www.patentalert.com

< Pump with a flow-regulating valve device and an injector device

< Plectrum for use with a stringed musical instrument

> Geminally disubstituted olefin-carbon monoxide-ethylene polymer useful as a polyvinyl chloride plasticizer and a method of making same

> Cracking catalyst composition

~ 00126