Integrated circuit with emulation register in JTAG JAP
An emulation device including a serial scan testability interface having at
least first and second scan paths, and state machine circuitry connected
and responsive to said second scan path generally operable for emulation
control.