An apparatus and method for efficient input/output processing without the use of interrupts is described. The apparatus includes a plurality of descriptors where each descriptor includes a completion indicator and data associated with an input/output request. The plurality of descriptors includes a head descriptor and a tail descriptor. The apparatus further include a plurality of address holders associated with an input/output processor, and each the plurality of address holders is uniquely affiliated with one of the plurality of descriptors. The apparatus further include a polling mechanism for evaluating the completion indicator of the head descriptor and a completion processor for interfacing with the head descriptor. Finally, the apparatus includes connectors between the tail descriptor and address holder and between the input/output processor and the head descriptor.

 
Web www.patentalert.com

< Identification of redundancies and omissions among components of a web based architecture

< Reduction of object creation during string concatenation and like operations that utilize temporary data storage

> Method and system for generating actual random numbers within a multiprocessor system

> Method for optimizing locks in computer programs

~ 00096