A semiconductor device having an SRAM section in which a p-well, a first n-well, and a second n-well are formed in a semiconductor substrate. Two n-type access transistors and two n-type driver transistors are formed in the p-well. Two p-type load transistors are formed in the first n-well. The second n-well is located under the p-well and the first n-well and also is connected to the first n-well. The potential of the first n-well is supplied from the second n-well. According to the present invention, the SRAM section can be reduced in size.

 
Web www.patentalert.com

< Error correcting latch

< Thin film electronic device and circuit board mounting the same

> System and method for high speed integrated circuit device testing utilizing a lower speed test environment

> Fuse circuit using capacitors as fuse elements

~ 00094