A data transfer control device of the present invention includes: a command recognition section for recognizing the input control command; a first address output section for controlling an output and storage order of the data transfer addresses and the data transfer completion address based on the input control command; a first memory address storage section for storing the data transfer start address of the first memory array output from the first address output section; a second memory address storage section for storing the data transfer start address of the second memory array output from the first address output section; a third memory address storage section for storing the data transfer completion address output from the first address output section.

 
Web www.patentalert.com

< Memory device with row and column decoder circuits arranged in a checkerboard pattern under a plurality of memory arrays

< Magnetic random access memory with thermally stable magnetic tunnel junction cells

> Magnetic random-access memory

> Memory protection system and method for computer architecture for broadband networks

~ 00090