An FPGA architecture and method enables partial reconfiguration of selected configurable logic blocks (CLBs) connected to an address line without affecting other CLBs connected to the same address line. Partial reconfiguration at a memory cell resolution is achieved by manipulating the input voltages applied to the address and data lines of an FPGA so that certain memory cells are programmed while other memory cells are not programmed. In addition, partial reconfiguration at a CLB resolution can be achieved by hardwiring the FPGA to enable selection of individual CLBs for reconfiguration.

 
Web www.patentalert.com

< Semiconductor apparatus including bypass capacitor having structure for making automatic design easy, and semiconductor apparatus layout method

< Six-to-one signal/power ratio bump and trace pattern for flip chip design

> Methods for configuring FPGA's having variable grain blocks and shared logic for providing symmetric routing of result output to differently-directed and tristateable interconnect resources

> Method for creating circuit redundancy in programmable logic devices

~ 00062