A method of re-working a semiconductor device having a defective copper damascene interconnect structure, including the steps of obtaining a semiconductor wafer having at least one defect in a copper damascene interconnect structure; placing the wafer in an electrolyte in an electrolytic cell such that the defective copper damascene interconnect structure forms an anode; applying electrical current to the wafer to remove from the wafer substantially all copper from the defective copper damascene interconnect structure; re-applying copper to the semiconductor wafer to form a copper damascene interconnect structure.

 
Web www.patentalert.com

< Fully integrated process for MIM capacitors using atomic layer deposition

< Copper interconnect barrier layer structure and formation method

> SOI device with metal source/drain and method of fabrication

> Thin film CMOS calibration standard having protective cover layer

~ 00054