A boost voltage generating circuit and method for a nonvolatile ferroelectric memory device is disclosed in the present invention. The present invention provides a stable operation when a power source supply voltage region is in a wide power source voltage region, and a layout area for generating a boost voltage is reduced, thereby reducing a chip cost.

 
Web www.patentalert.com

< Automated design of processor instruction units

> Select line architecture for magnetic random access memories

~ 00053