The invention relates to a method for manufacturing of electronic devices,
such as very large scale integrated devices, having a channel. The channel
routing is done based on a compositional approach in which initially all
individual terminals are represented by individual nodes in a terminal
vertical constraint graph. Individual constraints between individual
terminals are represented by separate edges. This approach allows the
resolution of difficult classes of routing problems in an efficient way.