A method of patterning conductive lines (252) of a memory array integrated circuit (200) using a hard mask (244) and reactive ion etching (RIE). Using a hard mask (244) prevents oxidation of underlying conductive lines (210).
Web www.patentalert.com
< (none)
< Nonvolatile ferroelectric memory and method for fabricating the same
> Low defect density (Ga, Al, In)N and HVPE process for making same
> (none)
HOME | NEW USER | LOGIN | SUBSCRIPTIONS | SEARCH | GUESTBOOK | CONTACT