A data processing system and method are disclosed for efficiently determining a total return current spread at an evaluation point in a reference plane in a printed circuit board. A plurality of critical ones of a plurality of traces included within the printed circuit board are identified. For each one of the plurality of critical ones of the plurality of traces, a return current function is determined including a return current value produced by only each one of the plurality of critical ones of the plurality of traces at each point in the reference plane. A total return current spread is determined at the evaluation point utilizing the return current function associated with each one of the plurality of critical ones of the plurality of traces.

 
Web www.patentalert.com

< (none)

< System and method for instantiating logic blocks within an FPGA

> Insulated skull pins

> (none)

~ 00034