A SCR (122) is assigned to a plurality of addresses, and includes a receiver (304) and a processor (308) coupled thereto. The processor is adapted to assign a priority level to each of the plurality of addresses assigned to the SCR. At or near a predetermined time when a message with a corresponding address is to be received in a radio signal, the processor determines a likelihood that the SCR can decode the message according to a predetermined expectation (502). When the likelihood of decoding the message is below the predetermined expectation, the processor disables at least one address assigned to the SCR having a priority level below a predetermined priority level (504, 508). The processor then enables the receiver to receive the radio signal, and disregard one or more messages in the radio signal having an address matching the at least one address that was disabled (510).

 
Web www.patentalert.com

< (none)

< Radio paging receiver and method for receiving non-standard radio paging signal

> Semiconductor integrated circuit device, process for fabricating the same, and apparatus for fabricating the same

> (none)

~ 00003